# Copyright (c) 2009-2010 Microelectronic Center,
# Harbin Institute of Technology
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Gou Pengfei

from m5.params import *
from BaseCPU import BaseCPU

class AtomicEdgeCPU(BaseCPU):
    type = 'AtomicEdgeCPU'
    width = Param.Int(1, "CPU width")
    maxPass = Param.Int(256,"The max pass that an instruction block can traverse")
    readQueueSize = Param.Int(32, "The max size of read queue")
    writeQueueSize = Param.Int(32, "The max size of write queue")
    ldstQueueSize = Param.Int(32, "The max size of ldst queue")
    instQueueSize = Param.Int(128, "The max size of inst queue")
    simulate_data_stalls = Param.Bool(False, "Simulate dcache stall cycles")
    simulate_inst_stalls = Param.Bool(False, "Simulate icache stall cycles")
    icache_port = Port("Instruction Port")
    dcache_port = Port("Data Port")
    physmem_port = Port("Physical Memory Port")
    _mem_ports = ['icache_port', 'dcache_port', 'physmem_port']

    preExecuteMode = Param.Bool(False, '''Execute a block in the fetch
            stage of a detailed model''') 

    simPointSim = Param.Bool(False, "Use simpoint or not")
    simPointStartFunctionName = Param.String("", '''Function name of the
            specific start simpoint''')
    simPointEndFunctionName = Param.String("", '''Function name of the specific
            end simpoint''')
    simPointCallNum = Param.Int(-1, "Number of calls to a specific function for a specific simpoint")
    simPointRetNum = Param.Int(-1, "Number of rets to a specific function for a specific simpoint")
    simPointMode = Param.String("Invalid", '''Mode of this simpoint.
    You can choose from 'StartPoint' and 'EndPoint' ''')
